

# Transient thermal analysis model creation method for semiconductor devices

- DSRC model creation method -

Ryuta Yasui<sup>1)</sup> Takuya Shinoda<sup>2)</sup> Hiroki Nakamizo<sup>1)</sup> Haruki Takei<sup>3)</sup> Qun Yuan<sup>4)</sup>  
 Tatsuya Nakajima<sup>4)</sup>

1) Tokyo Institute of Technology  
 2-12-1 Ookayama, Meguro-ku, Tokyo 152-8550 Japan

2) DENSO Corporation, Ltd.

1-1, Showa-cho, Kariya, Aichi 448-8661, Japan

3) Siemens K.K.

16F Shin-Yokohama Square Building, 2-3-12 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan

4) Siemens K.K.

Gotenyama Trust Tower, 4-7-35 Kitashiinagawa, Shinagawa-ku, Tokyo 140-0001, Japan

5) IDAJ Co., LTD.

Yokohama Landmark Tower 37F, 2-2-1-1 Minato Mirai, Nishi-Ku, Yokohama City, Japan, 220-8137

**KEY WORDS:** common infrastructure, computer aided engineering, modeling, Transient Thermal Analysis (F2)

The development period of automobile parts is required to be shortened year by year, and the need for heat transfer analysis in design is increasing to achieve this. In recent years, not only heat transfer analysis in steady state but also transient thermal analysis is required according to the operation of the circuit. In order to correspond to transient thermal analysis, two models such as a DSRC model using a data sheet and a DNRC model using measured values, expressing transient thermal resistance characteristics in a thermal network have been proposed so far. In this report, we show the know-how and procedures for creating the DSRC model, and the influence of the semiconductor element mounting environment at the time of model creation and the influence of the model topology on the analysis accuracy.

The creation of the DSRC model is roughly divided into three stages. First, the environment acquired the transient heat resistance characteristic on the data sheet is reproduced by the heat transfer analysis model. Next, fitting heat resistance and heat capacity and finally evaluate the accuracy of the model. The transient thermal resistance characteristic is generally described in the data sheet, such as a thermal resistance ( $\theta_{ja}$ ) between the junction and the surrounding environment and its ( $\theta_{jc}$ ) between the junction and the semiconductor element surface (case). However, it is not uniform. In addition, the position of the case is not basically described, and varies depending on the manufacturer and model number. Furthermore, it is uncertain whether or not the environment in which the transient thermal resistance characteristics are measured is described in the data sheet because it is carried out by each company's own method. Therefore, we evaluated how the mounting environment of semiconductor devices affects the model accuracy.




Fig. 1 Comparison of transient thermal resistance characteristics




Fig.2 JESD 51-2A mounting environment